- 非IC关键词
深圳市广辉电子有限公司
- 卖家积分:营业执照:未审核经营模式:所在地区:广东 深圳企业网站:
http://www.liveic.cn
收藏本公司 人气:4057723
企业档案
- 相关证件:
- 会员类型:
- 会员年限:17年
- 阿库IM:
- 地址:深圳市深南东路金城大厦3-10-A//柜台:深圳市华强北路新华强电子世界Q3B026室
- 传真:0755-82534577
- E-mail:659974144@qq.com
产品分类
集成电路(IC)(5)
电源IC(217)
半导体存储器(20)
二极管(146)
三极管(109)
场效应管MOSFET(205)
可控硅IGBT(58)
单片机(14)
电容器(132)
电阻器(67)
电感器(113)
电位器(75)
电源/稳压器(260)
石英晶体器件(15)
声表面器件(28)
连接器/接插件(93)
开关(255)
传感器(559)
保险丝(50)
普通电池/蓄电池/动力电池(1)
变压器(333)
变送器(4)
继电器(1212)
逆变器(3)
放大器(97)
电声元件(32)
天线(2)
光电子/光纤/激光(88)
LED(10)
PLC/可编程控制器(1)
编码器(1)
安防监控器材(3)
IT/电子产品成套件(1)
电子测量仪器(4)
电子产品制造设备(1)
仪器/仪表(67)
五金/工具(5)
其他未分类(506)
您的当前位置:深圳市广辉电子有限公司 > 元器件产品
相关产品
产品信息
1 General description
The SDA 9380 is a highly integrated deflection controller and RGB video processor for CTV receivers
with 15 to 19kHz or 31 to 38kHz line frequencies. The deflection component controls among others
an horizontal driver circuit for a flyback line output stage, a DC coupled vertical saw-tooth output
stage and an East-West raster correction circuit. All adjustable output parameters are I²C-Bus controlled.
Inputs are HSYNC and VSYNC. The HSYNC signal is the reference for the internal clock
system which includes the=χΝ=and χΟ=control loops.
The RGB processor has two YUV/RGB inputs and one RGB input. One YUV/RGB input and the
RGB input are for SVGA and text/OSD with fast blanking. The RGB output stage has two control
loops for cut off and white level with halt capability in vertical shrink modes. An overall Y output and
an adjustable delay of the RGB outputs related to this signal are suitable for a scan velocity modulation
circuit.
The supply voltages of the IC are 3.3V and 8V. It is mounted in a P-MQFP package with 64 pins.
2 Features
2.1 Deflection
=No external clock needed
=χΝ=PLL and=χΟ=PLL on chip
= =Standard line frequencies for NTSC and PAL
= =18.75kHz line frequency for 625 lines/60 Hz
= =Doubled line frequencies for NTSC and PAL, MUSE standard, DTV standard
Also suitable for VGA, Macintosh (35kHz) and SVGA standard (38kHz, 800*600*60Hz)
=Automatic switching between 31, 35 and 38kHz in Monitor mode with 2 digital outputs for
controlling B+ and 1 analog input to keep watch on it
=I²C-Bus alignment of all deflection parameters
=All EW-, V- and H- functions
=Picture width and picture height EHT compensation
=Dynamic PH EHT compensation (white bar)
=Compensation of H-phase deviation (e.g. caused by white bar)
=Upper/lower EW-corner correction separately adjustable
=Extreme EW-corner correction (coefficient of sixth order) for super flat tubes
=V-angle and V-bow correction
=Two special control items for vertical zoom/shrink and scroll function with absolutely
correct tracking of the E/W and HD-output signals
=No re-adjustment of E/W after changing vertical S-correction and linearity needed
=H-frequent PWM output signal for generating an adjustable vertical frequent parabola or
a constant pulse width, selectable by I²C
=H- and V-blanking time adjustable
=Partial overscan adjustable to hide the cut off control measuring lines in the reduced
scan modes
=Self adaptation of V-frequency / number of lines per field between 192 and 680 for
each possible line frequency
=Selectable Black Switch-Off behaviour via I²C-Bus
The SDA 9380 is a highly integrated deflection controller and RGB video processor for CTV receivers
with 15 to 19kHz or 31 to 38kHz line frequencies. The deflection component controls among others
an horizontal driver circuit for a flyback line output stage, a DC coupled vertical saw-tooth output
stage and an East-West raster correction circuit. All adjustable output parameters are I²C-Bus controlled.
Inputs are HSYNC and VSYNC. The HSYNC signal is the reference for the internal clock
system which includes the=χΝ=and χΟ=control loops.
The RGB processor has two YUV/RGB inputs and one RGB input. One YUV/RGB input and the
RGB input are for SVGA and text/OSD with fast blanking. The RGB output stage has two control
loops for cut off and white level with halt capability in vertical shrink modes. An overall Y output and
an adjustable delay of the RGB outputs related to this signal are suitable for a scan velocity modulation
circuit.
The supply voltages of the IC are 3.3V and 8V. It is mounted in a P-MQFP package with 64 pins.
2 Features
2.1 Deflection
=No external clock needed
=χΝ=PLL and=χΟ=PLL on chip
= =Standard line frequencies for NTSC and PAL
= =18.75kHz line frequency for 625 lines/60 Hz
= =Doubled line frequencies for NTSC and PAL, MUSE standard, DTV standard
Also suitable for VGA, Macintosh (35kHz) and SVGA standard (38kHz, 800*600*60Hz)
=Automatic switching between 31, 35 and 38kHz in Monitor mode with 2 digital outputs for
controlling B+ and 1 analog input to keep watch on it
=I²C-Bus alignment of all deflection parameters
=All EW-, V- and H- functions
=Picture width and picture height EHT compensation
=Dynamic PH EHT compensation (white bar)
=Compensation of H-phase deviation (e.g. caused by white bar)
=Upper/lower EW-corner correction separately adjustable
=Extreme EW-corner correction (coefficient of sixth order) for super flat tubes
=V-angle and V-bow correction
=Two special control items for vertical zoom/shrink and scroll function with absolutely
correct tracking of the E/W and HD-output signals
=No re-adjustment of E/W after changing vertical S-correction and linearity needed
=H-frequent PWM output signal for generating an adjustable vertical frequent parabola or
a constant pulse width, selectable by I²C
=H- and V-blanking time adjustable
=Partial overscan adjustable to hide the cut off control measuring lines in the reduced
scan modes
=Self adaptation of V-frequency / number of lines per field between 192 and 680 for
each possible line frequency
=Selectable Black Switch-Off behaviour via I²C-Bus